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• Introduction
• NoC Emulation architecture




• Growing interest in NoCs.
• Buses run out of requirements.
• Need for structured and reliable interconnect.
• NoC Design tools
• Synthesis tools like Xpipes allow us to quickly
generate NoC models.
• NoC models need to be accurately tested to




• NoC software simulation:
• High level models in C/C++.
• To evaluate the latency of NoCs.
• To evaluate the throughput of NoCs.
• NoC implementation on FPGAs:
• For functional validation.
• To show the effectiveness of NoCs.
• To validate NoCs features.
5NoC Emulation on FPGA
• The emulation can achieve important speed-
ups compared to cycle accurate
simulations:
• Up to four orders of magnitude faster.
• Real inputs with millions of packets can be
emulated.
• Emulation on FPGA enables functional
validation of NoC systems.
• FPGA emulation is a way to run NoCs
accurately.
• Extensive profiling of statistics and NoC
emulation features are provided.









• NoC Emulation architecture




• A Processor (i.e. PowerPC):
Orchestrates the whole process.
• A monitor: Display on the
screen of a PC the information
extracted from NoC emulation
components.
• The emulation platform.
• The processor can access
each component by accessing
their specific addresses.
• In our design, we allow up to 4
internal busses and 1024
devices in each internal bus.
9Stochastic Traffic
• Uniform Model; Parameters:
• Length of packets.
• Interval between packets.
• Burst Model; Parameters:
• Transition probabilities in a 2-state Markov chain.
• Other models possible (i.e. Poisson…).
• Trace driven traffic generators:
• Generates traffic from a trace recorded on a real life
application.
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Example of TG structure
• A bench of registers:
• For traffic parameterization.
• For random initialization.
• A packet generator which generates various traffic
patterns.
• A Network interface:
• Converts a traffic pattern in flits for NoC.
• Can be adapted for any type of NoC.
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Statistics reports and analysis
• Stochastic receptors:
• Histograms, which show an image of the
received traffic.
• Total running time.
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NoC Emulation flow: Approach
• Objective:  A HW/SW emulation environment.
• Provide a versatile emulation platform.
• Avoids often hardware re-synthesis.
• HW part: network of switches to emulate
any NoC packet-switching
intercommunication scheme.
• It can emulate different types of NoC and
compare their features.
• SW part: A processor configures and rules
the NoC emulation platform features to
emulate and statistics acquisition.
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NoC Emulation flow: Overview
1) Platform compilation: Setup of
NoC parameters, type of TG/TR.
2) Physical synthesis.




5) Emulation on FPGA: The
emulation runs according to the
user-specific setup.
6) Final report: The user visualizes
the results of the emulation on




• Topology, type of generators…
• Software settings:
• Traffic definition, orchestration of the emulation…
• Ease of use:
• Simplicity of the flow.




• NoC Emulation architecture






• 4 TG, 4 TR
• 6 switches











• The speed has been chosen regarding the















• Each TG generates





















• With trace driven
traffic devices.






Measure of congestion according
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• Important speed-ups in NoC studies are
possible with our NoC emulation platform.
• Our HW/SW emulation solves efficiently the
time-consuming problem of HW re-
synthesis in case of many NoC parameters
changes.
• With larger FPGAs, it will be possible to
emulate very large NoCs (tens of switches in
the next generation of FPGAs).
